Collisions are a main cause of throughput degradation in wireless local area networks. The current contention mechanism used in the IEEE 802.11 networks is called carrier sense multiple access with collision avoidance (CSMA/CA). It uses a binary exponential backoff technique to randomize each contender attempt of transmitting, effectively reducing the collision probability. Nevertheless, CSMA/CA relies on a random backoff that while effective and fully decentralized, in principle is unable to completely eliminate collisions, therefore degrading the network throughput as more contenders attempt to share the channel. To overcome these situations, carrier sense multiple access with enhanced collision avoidance (CSMA/ECA) is able to create a collision-free schedule in a fully decentralized manner using a deterministic backoff after successful transmissions. Hysteresis and fair share are two extensions of CSMA/ECA to support a large number of contenders in a collision-free schedule. CSMA/ECA offers better throughput than CSMA/CA and short-term throughput fairness. This paper describes CSMA/ECA and its extensions. In addition, it provides the first evaluation results of CSMA/ECA with nonsaturated traffic, channel errors, and its performance when coexisting with CSMA/CA nodes. Furthermore, it describes the effects of imperfect clocks over CSMA/ECA and presents a mechanism to leverage the impact of channel errors and the addition/withdrawal of nodes over collision-free schedules. Finally, the experimental results on throughput and lost frames from a CSMA/ECA implementation using commercial hardware and open-source firmware are presented.
in the Industrial, Scientific and Medical (ISM) radio bands (at around 2.4 or 5 GHz), offering a good tradeoff between performance and costs, which is a main reason for its popularity.
The Medium Access Control (MAC) scheme used in WLANs is based on Carrier Sense Multiple Access with Collision Avoidance (CSMA/CA) protocol. It has been widely adopted by manufacturers and consumers, making it inexpensive to implement and an ubiquitous technology. Nevertheless, the ever-growing throughput demands from upper layers are faced with a bottleneck at the WLANs' MAC [2] , which by its nature is prone to collisions that degrade the overall performance as more nodes join the network.
The research community has pushed forward many alternatives to the current MAC in WLANs [3] [4] [5] [6] [7] [8] [9] [10] [11] , but when a proposal deviates too much from CSMA/CA, or some timecritical operations are modified, its hardware implementation as part of WLANs' MAC often becomes unlikely [12] , with the standardisation process taking many years without certainty of approval [2] .
A CSMA/CA replacement should be able to provide advantages in terms of throughput, spectrum efficiency and number of supported contenders. All of the aforementioned without sacrificing short-term throughput fairness. Furthermore, WLANs implementing such a replacement must also serve existing users, which means they have to be backwards compatible.
A suitable candidate, and the one to be evaluated in this work, is called Carrier Sense Multiple Access with Enhanced Collision Avoidance (CSMA/ECA) [6] . It is capable of attaining higher throughput than CSMA/CA by making a simple modification to the contention mechanism, thus maintaining compatibility. In CSMA/ECA, nodes use a deterministic backoff after successful transmissions, constructing a collision-free schedule among successful contenders in a fully decentralised way. This backoff mechanism ensures that more channel time is spent on successful transmissions rather than recovering from collisions, thus increasing the throughput of the network. Further enhancements (or extensions), like Hysteresis and Fair Share [13] allow CSMA/ECA to support many more contenders in a collision-free schedule. Moreover, CSMA/ECA and its extensions are designed for allowing nodes to transmit as frequently as possible while keeping an even distribution of the available bandwidth among users.
The 802.11 High Efficiency WLAN (HEW) Task Group (TG) envisions very crowded scenarios as one of the future challenges for WLAN protocols [14] , [15] , specifically those usually encountered at dense residential areas, stadiums or conference rooms. Further, if the need for serving many users is combined with the increased throughput demands from the upper layers, a performance improvement at the MAC becomes paramount. Although many studies have been made analysing the performance of CSMA/ECA [6] , [7] , [13] , [16] , there are still several open aspects that require further attention and additional insight to consider CSMA/ECA as a potential CSMA/CA replacement. Namely, neither assesses the protocol's backwards compatibility property or its behaviour under non-saturated traffic conditions while serving many users. Furthermore, the impact of channel errors, node addition/withdrawal, and imperfect clocks over the deterministic backoff mechanism is also lacking.
This paper fills those gaps by extending [13] , and consolidates the push for CSMA/ECA as a potential replacement of CSMA/CA for next generation WLANs. In detail, this paper provides the following contributions:
• First results on the achievable throughput and delay of CSMA/ECA with Hysteresis and Fair Share under nonsaturated traffic conditions for very large number of nodes. • The impact of imperfect clocks and channel errors on CSMA/ECA with Hysteresis and Fair Share's deterministic backoff and its consequences on the achieved performance. • Formulation of the throughput bounds for CSMA/ECA with Hysteresis and Fair Share. • Introduce the Schedule Reset mechanism for reducing the schedule length in case of users withdrawing from the contention (non-saturated traffic), or when its length is increased due to channel errors. • Coexistence and backwards compatibility with CSMA/CA nodes under different traffic conditions. • First implementation of CSMA/ECA with Hysteresis and Schedule Reset in real hardware, along with the experimental results in a crowded WLAN testbed. Results derived from a modified version of the COST [17] simulator show that CSMA/ECA with Hysteresis and Fair Share is capable of accommodating many users in collisionfree schedules. As tests in a mixed network with different proportions of CSMA/CA and CSMA/ECA nodes show, the aggregate throughput is higher than the observed in CSMA/CA-only networks. Furthermore, at low number of total contenders CSMA/CA's throughput is actually improved, while it is degraded in crowded scenarios. This constitutes a motivation for a change towards CSMA/ECA.
Beyond simulations results, the implementation of CSMA/ECA prototypes [18] [19] [20] show that the construction of collision-free schedules using a deterministic backoff after successful transmissions is possible and results in a throughput increase by reducing the number of corrupted frames. We then present the first real hardware implementation of CSMA/ECA with Hysteresis and Schedule Reset using the OpenFWWF open firmware [21] . Results show that CSMA/ECA is able of providing higher throughput and lower losses than CSMA/CA for the same number of contenders.
An overview of similar decentralised and collision-free MAC protocols for WLANs is provided in Section II. CSMA/ECA, as well as its extensions for allocating many contenders in a collision-free schedule are explained in Section III. Section IV details the simulation environment for testing CSMA/ECA, while Section V explains the results. Conclusions are drawn in Section VI. An overview of CSMA/ECA real-hardware implementation and testbed description is compiled as suplemental material and denoted Section VII, followed by a summary of the still missing CSMA/ECA features needed to become the next CSMA/CA replacement in Section VIII.
II. RELATED WORK
Time in WLANs is divided into tiny empty slots of fixed length σ e , collisions, and successful slots of length σ c and σ s , respectively. Collision and successful slots contain collisions or successful transmissions, making them several orders of magnitude larger than empty slots (σ e min(σ s , σ c )). One of the effects of collisions is the degradation of the network performance by wasting channel time on collisions slots.
Recent advances in the WLANs PHY [2] , [22] push the research community towards the development of MAC protocols able to take advantage of a much faster PHY. By reducing the time spent in collisions nodes are able to transmit more often, which in turn translates to an increase in the network throughput. Further, the upcoming MAC protocols for WLANs should work without message exchange between contenders, that is, work in a fully decentralised fashion in order to avoid injecting extra control traffic that may reduce the data throughput.
Performing time slot reservation for each transmission is a well known technique for achieving a high throughput and maintaining Quality of Service (QoS) in TDMA-like schemes [23] . Trying to achieve a TDMA-like operation in WLANs by modifying DCF's random backoff procedure has been shown to provide similar benefits [8] . The following are MAC protocols for WLANs, decentralised and capable of attaining greater throughput than CSMA/CA by constructing collision-free schedules using reservation techniques. A survey of collision-free MAC protocols for WLANs is presented in [10] . In this paper we only overview those that are similar to CSMA/ECA.
A. Zero Collision MAC
Zero Collision MAC (ZC-MAC) [24] achieves a zero collision schedule for WLANs in a fully decentralised way. It does so by allowing contenders to reserve one empty slot from a predefined virtual schedule of M -slots in length. Backlogged stations pick a slot in the virtual cycle to attempt transmission. If two or more stations picked the same slot in the cycle, their transmissions will eventually collide. This forces the involved contenders to randomly and uniformly select other empty slot from those detected empty in the previous cycle plus the slot where they collided. When all N stations reserve a different slot, a collision-free schedule is achieved.
ZC-MAC is able to outperform CSMA/CA under different scenarios. Nevertheless, given that the length of ZC-MAC's virtual cycle has to be predefined without actual knowledge of the real number of contenders in the deployment, the protocol is unable to provide a collision-free schedule when N > M. Furthermore, if M is overestimated (M N ), the fixed-width empty slots between each contender's successful transmission are no longer negligible and contribute to the degradation of the network performance. Additionally, ZC-MAC nodes require common knowledge of where the virtual schedule starts/ends. This is not considered in CSMA/CA and constitutes an obstacle towards standardisation.
B. Learning-MAC
Learning-MAC (L-MAC) [10] is another MAC protocol able to build a collision-free schedule for many contenders. It does so defining a learning strength parameter, β ∈ (0, 1). Each contender starts by picking a slot s for transmission of the schedule n of length C at random with uniform probability. After a contender picks slot s(n), its selection in the next schedule, s(n + 1), will be conditioned by the result of the current attempt. Equations (1) and (2) extracted from [10] show the probability of selecting the same slot s(n) in cycle n + 1.
for all j = s(n), j ∈ {1, . . . , C}. That is, if a station successfully transmitted in s(n), it will pick the same slot on the next schedule with probability one. Otherwise, it follows Equation (2) . The selection of β implies a compromise between fairness and convergence speed, which the authors determined β = 0.95 to provide satisfactory results. L-MAC is able to achieve higher throughput than CSMA/CA with a very fast convergence speed. Nevertheless, the choice of β suppose a previous knowledge of the number of empty slots (C − N , where N is the number of contenders), which is not easily available to CSMA/CA or may require a centralised entity [11] .
Further extensions to L-MAC introduced an Adaptive schedule length in order to increase the number of supported contenders in a collision-free schedule. This adaptive schedule length is doubled or halved depending on the presence of collisions or many empty slots per schedule, respectively. The effects of reducing the schedule length may provoke a re-convergence phase which can result in short-term fairness issues. Moreover, L-MAC nodes also require common knowledge of the start/end of the schedule. while the device is on do Discard packet;
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Wait until there is a packet to transmit; 22 successful transmissions, where CW min is the minimum contention window of typical value CW min = 16. By doing so, contenders that successfully transmitted on a schedule n, will transmit without colliding with other successful nodes in future cycles [8] , like in schedule n + 1.
Collisions are handled as in CSMA/CA, which is described in Algorithm 1. In Algorithm 1, the node starts by setting the retransmissions counter and backoff stage to zero (r ∈ [0, R] and k ∈ [0, m] respectively, with m the maximum backoff stage, and R = m + 1 the retransmission limit. The typical value for m is 5), then generates a random backoff, B. When the Acknowledgement (ack) for a sent packet is not received by the sender a collision is assumed. Upon collision, the involved nodes will double their contention window by incrementing their backoff stage by one and use a random backoff, B ← U[0, 2 k CW min −1]. This procedure is described between Line 10 and 13 in Algorithm 1.
Algorithm 2 provides an explanation of CSMA/ECA's deterministic backoff mechanism, which main difference with CSMA/CA (and therefore with Algorithm 1) relies on the selection of a deterministic backoff after a successful transmission (compare Line 17 in Algorithm 1 with Line 17 in Algorithm 2). Figure 1 shows an example of CSMA/ECA dynamics with four contenders.
In Figure 1 , the STA-# labels represent stations willing to transmit. The horizontal lines represent a time axis with if collision then 10 r ← r + 1;
Wait until there is a packet to transmit; 23 each number indicating the amount of empty slots left for the backoff to expire. Stations willing to transmit begin the contention for the channel by waiting a random backoff, B. The first outline highlights the fact that stations STA-3 and STA-4 will eventually collide because they have selected the same B. After recomputing the random backoff, STA-4's attempt results in a successful transmission, which instructs the node to use a deterministic backoff, B d = 7 in this case. By doing so, all successful STAs will not collide among each other in future cycles.
Collision slots being orders of magnitude larger than empty slots degrade the network performance. When CSMA/ECA builds the collision-free schedule all contenders are able to successfully transmit more often, increasing the aggregate throughput beyond CSMA/CA's. Figure 2 , shows the average aggregate throughput of CSMA/ECA, CSMA/CA and collision-free protocols presented in Section II, namely ZC-MAC and L-MAC [10] . Referring to Figure 2 , CSMA/ECA is able to achieve an aggregate throughput that goes beyond CSMA/CA up until the number of contenders is greater than B d + 1 (N = 8 in the case of the figure). Beyond this point, the network will have a mixed behaviour relating to backoff mechanisms: some nodes will successfully transmit and use a deterministic backoff while others will collide due to the lack of empty slots and return to a random backoff. As more contenders join the network, CSMA/ECA performance will approximate to CSMA/CA's. This effect is also observed in ZC-MAC and L-MAC. It happens because the virtual cycle used by these protocols (M for ZC-MAC and C for L-MAC in Section II) is lower than the number of contenders, N 1 .
The JFI curves in Figure 2 show the Jain's Fairness Index for all tested protocols. Showing a JFI equal to one suggests that the available throughput is shared evenly among all stations.
A. Supporting Many More Contenders
As was mentioned before, CSMA/ECA is only able to build a collision-free schedule if the number of contenders N , is less or equal to B d + 1. When N > B d + 1, collisions reappear. To be able to attain a collision-free schedule even when the number of contenders exceeds B d +1, we introduce Hysteresis. Hysteresis is a property of the protocol that instructs nodes not to reset their backoff stage (k) after successful transmissions, but to use a deterministic backoff
where CW (k) = 2 k CW min . This measure allows the adaptation of the schedule length, admitting many more contenders in a collision-free schedule. This idea of a schedule is significantly different from the virtual schedule required by the protocols described in Section II, that is, CSMA/ECA with Hysteresis does not require a previous knowledge of the number of contenders, the result of previous transmissions or the start/end of the schedule, easing its implementation in real hardware.
Hysteresis enables CSMA/ECA nodes to have different schedules (B d ), carrying the undesired effect of unevenly dividing the channel time among contenders (i.e., some nodes will have to wait more in order to attempt transmissions).
This unfairness issue is solved by instructing nodes at backoff stage k to transmit 2 k packets on each attempt, thus proportionally compensating those nodes at higher backoff stages. This additional extension to CSMA/ECA is called Fair Share. CSMA/ECA with Hysteresis and Fair Share will be referred to as CSMA/ECA Hys+FS in order to distinguish it from what was described until this point.
The idea of allowing the transmission of more packets to stations that transmit less often was initially proposed by Fang et al. in [10] . It was later adapted to CSMA/ECA Hys and named Fair Share in [13] . Figure 2 shows the JFI for CSMA/CA as well as for CSMA/ECA Hys+FS .
In Figure 2 , the only curve deviating from JFI = 1 is CSMA/ECA with Hysteresis (CSMA/ECA Hys ), suggesting an uneven partition of the channel access time among contenders (which is fixed with Fair Share).
Algorithm 3 describes CSMA/ECA Hys+FS , Table II included in the complementary material provides a short list of notations used throughout the text, while an example of CSMA/ECA Hys+FS with four contenders is shown in Figure 3 . In the figure the first outline indicates a collision between STA-3 and STA-4, which will provoke an increment on both stations' backoff stage (k ← k + 1). Once STA-4's random backoff expires, CSMA/ECA Hys+FS instructs the station to transmit 2 k packets, and then use a deterministic backoff,
The same procedure is followed by STA-3. 
Wait until there is a packet to transmit; 23 With Hysteresis and Fair Share, CSMA/ECA Hys+FS is able to achieve greater throughput than CSMA/CA and for many more contenders, as shown also in Figure 2 . In the figure, the CSMA/ECA Hys+FS curve shows a greater throughput because collisions are eliminated and Fair Share allows nodes to send 2 k packets upon each transmission. This throughput increase is the result of aggregation via Fair Share. It carries the negative effect of raising the average time between successful transmissions (see Section V-A.3), which may affect delaysensitive traffic, like gaming or live video/voice/tv streaming.
Channel errors, hidden nodes, or unsaturated traffic conditions will disrupt any collision-free schedule, generate collisions and push all stations' backoff stages to the maximum value very quickly (contributing to the delay increase). This issue is leveraged with the Schedule Reset mechanism, introduced in Section III-G.
B. The Effects of Aggregation
Fair Share is an A-MPDU aggregation mechanism [25] that coupled with the collision-free schedule built by CSMA/ECA Hys is able to provide short-term fairness. However, it also improves the throughput since the aggregation process makes the packet transmission more efficient by reducing overheads. Furthermore, besides the current backoff stage k, the level of aggregation provided by Fair Share depends also on the buffer occupancy.
The downside of Fair Share is that it may increase the time between two consecutive transmissions from the same node, which may affect negatively delay-sensitive applications such as gaming or high definition real-time video. An example of the duration of a transmission, T (l k ), is provided by Equation (5) in the following Section III-C.
In scenarios where short-term fairness and the time between consecutive transmissions are not relevant, Fair Share can be replaced by Maximum Aggregation (MaxAg), which will significantly improve the system throughput. In Maximum Aggregation all nodes aggregate as many packets as possible at every transmission, i.e., they send 2 m packets in each attempt. Figure 4 shows the aggregate throughput for CSMA/ECA Hys+FS , CSMA/ECA Hys+MaxAg , CSMA/CA using the Fair Share mechanism (CSMA/CA FS ), and CSMA/ CA MaxAg . JFIs are shown in the bottom half of Figure 4 . Although CSMA/CA FS and CSMA/CA MaxAg perform aggregation, collisions degrade the aggregate throughput as more contenders attempt transmission. On the other hand, CSMA/ECA Hys+FS is able to build a collision-free schedule and takes advantage of the aggregation provided by Fair Share, which opposed to just using CSMA/ECA Hys+MaxAg , it is fair.
To summarise the effects of using aggregation: • It increases the aggregate throughput: because nodes are able to send multiple packets in each attempt, the system throughput is increased. Moreover, Fair Share compensates those nodes at higher backoff stages to ensure throughput fairness. • Maximum aggregation supposes the deactivation of the Fair Share mechanism: performing maximum aggregation upon each transmission attempt is equivalent to having different schedule lengths and not compensating nodes at higher backoff stages. Although the aggregate throughput increases, this results in an uneven distribution of the channel time among contenders, which renders it unfair. • Longer periods between transmission attempts: given that each transmission takes longer, the time between transmission attempts also increases. This may specially affect delay-sensitive applications. Since we consider that fairness and a short intertransmission time are even more important than raw throughput for the next generation of WLANs, we keep CSMA/ECA Hys+FS as the reference protocol.
C. Throughput Bounds of CSMA/ECA Hys+FS
They correspond to the maximum and minimum achievable throughput without the possibility of collisions using Hysteresis and Fair Share. The ideal CSMA/ECA Hys+FS network uses the minimum schedule length that guarantees a collision-free operation. That is, with a schedule length of C = 2 k B d + 1, where k = log 2 (N/(B d + 1) ) . Using this minimum schedule length, N nodes will be at the same backoff stage if N ) nodes would occupy the k-th backoff stage and the other N − h nodes the (k −1)-th one. The system throughput is computed as follows:
where s k (l k ) and s k−1 (l k−1 ) are the throughput achieved by the nodes at the k-th and (k − 1)-th backoff stages sending l k and l k−1 packets respectively. These are given by:
where L is the data payload, T (l k ) and T (l k−1 ) are the duration of the transmission of l k and l k−1 packets, respectively; σ e is the duration of an empty slot. Additionally, T (l k ) derives from Equation (5):
where T PHY = 32 μs is the duration of the PHY-layer preamble and headers, T sym = 4 μs is the duration of an OFDM (Orthogonal Frequency Division Multiplexing) symbol. SF is the Service Field (16 bits), MD is the MPDU Delimiter (32 bits), MH is the MAC header (288 bits), TB is the number of Tail Bits (6 bits), L BA is the Block-ACK length (256 bits) (3) with l k = 2 k and l k−1 = 2 k−1 .
The Upper-bound is obtained from considering the operation of a network using CSMA/ECA Hys+FS , but forcing nodes to use the maximum backoff stage for determining the cycle length and the level of aggregation. It is also computed using Equation (3) but considering that all nodes are in the maximum backoff stage (k = m) and therefore l k = 2 m .
The maximum throughput achievable is the result of deactivating the Fair Share rules by forcing nodes to use maximum aggregation regardless of their backoff stage. This is called Maximum Aggregation (Hys+MaxAg) in Figure 5 . It can be derived from Equation (3) considering l k = 2 m and l k−1 = 2 m .
It is interesting to see in Figure 5 how collisions force colliding CSMA/ECA Hys+FS contenders to increase their backoff stage and aggregate more with Fair Share. This explains why the CSMA/ECA Hys+FS curve separates itself from the Lower-bound at a very low number of contenders.
Although using maximum aggregation (see Maximum Aggregation (Hys+MaxAg) curve in Figure 5 ) increases the throughput it carries the effect of unevenly distributing the available bandwidth among contenders, as mentioned in Section III-B. The tools for deriving these two curves are available as MATLAB functions in [26] .
D. Clock Drift Issue in Decentralised Collision-Free MAC Protocols
CSMA/ECA relies on stations being able to correctly count empty slots and consequently attempt transmissions in the appropriate slot according to the backoff timer. Failure to do so may be caused by clock imperfections inside the Wireless Network Interface Cards (WNIC), which is commonly referred to as clock drift. As pointed out in [27] , clock drift is a common issue that degrades the throughput in distributed collisionfree MAC protocols like the ones reviewed in Section II. While miscounting empty slots has no significant effect on CSMA/CA's throughput [27] , it has a direct impact on CSMA/ECA. In a collision-free schedule with saturated CSMA/ECA contenders, a station miscounting empty slots will drift to a possibly busy slot, collide and force a re-convergence (if possible) to a collision-free schedule (see Section V-A2).
E. Channel Errors
Failed transmissions due to channel errors are handled as collisions by CSMA/ECA Hys+FS . Therefore, collision-free periods under this type of channel model are frequently interrupted. In order to accelerate the convergence to collision-free schedules in presence of channel errors CSMA/ECA Hys+FS instructs nodes to stick to the current deterministic backoff even after stickiness number of consecutive failed transmissions. Stickiness was introduced to CSMA/ECA in [11] , where it is described and evaluated. It allows for a faster convergence towards a collision-free schedule, especially when performing under heavy channel errors.
Failed transmissions due to channel errors also means that a few moments of operation under a noisy channel can increase the contenders' deterministic backoff to its maximum value. Such event carries the undesired effects of increasing the time between successful transmissions and reducing the overall system throughput due to fewer collision-free periods of operation.
F. Hidden Terminals
One key characteristic of IEEE 802.11 devices is that their carrier sense range is at least two times greater than their data range [28] . In this situation, the impact of hidden nodes can be considered to be low. This is because a given transmission could only be interfered by other transmissions from very distant nodes with energy levels not higher than the noise floor, which using modern radios can be easily solved by the capture effect. However, in specific deployments, where obstacles also play an important role on the propagation effects, hidden nodes may appear, causing asynchronous packet collisions [29] .
In the case of CSMA/ECA Hys+FS WLANs, the same negative effects as in IEEE 802.11 WLANs are expected. In addition, collisions with hidden terminals will cause nodes to leave any collision-free schedule, as channel errors do, thus continuously disrupting any attempt of collision-free operation.
G. Schedule Reset Mechanism
CSMA/ECA Hys+FS instructs nodes to keep their current backoff stage after a successful transmission (resetting it to zero only if the node empties its MAC queue, see Line 2 in Algorithm 3). This is done in order to increase the cycle length and provide a collision-free schedule for many contenders, which is desirable in dense scenarios.
Nevertheless, having a big deterministic backoff increases the time between successful transmissions. If not operating in a scenario with many nodes, the empty slots between transmissions are no longer negligible and degrade the overall throughput of the system. For instance, if nodes withdraw from the contention (i.e.: empty their MAC queue, or move to other network) their previously used slots will now be empty. On the other hand, in scenarios with channel errors contenders rapidly end up with the largest deterministic backoff, remaining there until the MAC queue empties. Nodes should be aware of this issue and pursue opportunities to reduce their deterministic backoff, B d without sacrificing too much in collisions.
The Schedule Reset mechanism for CSMA/ECA Hys+FS consists in finding the smallest collision-free schedule (if any) between a contender's transmissions and then change the node's deterministic backoff to fit in that schedule. Take a contender with B d = 31 as an example. By listening to the slots between its transmissions, it is possible to determine the availability of smaller (and possibly) collision-free schedules. Figure 6 shows the slots between the transmissions of a contender with B d = 31. Starting from the left, the current B d = 0 means that the first slot will be filled with the contender's own transmission. Each following slot containing either a transmission or a collision is identified with the number one, while empty slots are marked with a zero. Notice that the highlighted empty slots appear every eight slots, suggesting that a schedule reduction from Each bit t, t ∈ {0, . . . , B d } in the bitmap is the result of a bitwise OR operation between its current value and the state of the corresponding slot. This is shown in Line 8 in Algorithm 4, where σ i (t) is a function that evaluates to 0 if the slot corresponding to b[t] is empty in iteration i, i ∈ {1, . . . , γ}; or 1 otherwise. After γ iterations, the bitmap is evaluated (Line 12 in Algorithm 4).
Schedule Reset tests all possible deterministic backoffs that are smaller than the current B d (Lines 15-19 in Algorithm 4), starting with the smallest one. If the corresponding bits in the bitmap are registered as empty, the process is stopped and the change to the new deterministic backoff is made (Lines 20-27 in Algorithm 4). Otherwise, the process is restarted after the next successful transmission.
Using Figure 6 as an example, we can see that t b[t] = 0, for t ∈ {8, 16, 24}. This means that the transmission slots corresponding to a deterministic backoff, B * d = 7 are free, therefore a change of schedule is possible. In case of suffering a collision immediately after applying the schedule reduction, the node reverses the changes made by Schedule Reset before handling the collision.
2) Aggressive Approach to Face Channel Errors: The default γ ensures that the bitmap registers all the transmission slots in the network (assuming saturated traffic and a perfect channel), providing enough information for performing the schedule reduction without disrupting collision-free schedules.
Nevertheless, this γ can be rendered too conservative and unnecessary because nodes may randomly leave the collisionfree schedule due to channel errors, or when their queues are emptied. Therefore, this condition produces Schedule Reset bitmaps that do not contain enough information for successfully avoiding collisions after the schedule reduction. This is also true for any γ * > γ.
This effect is leveraged by setting γ = 1, meaning that the bitmap is filled with the information of slots between only two consecutive successful transmissions. This measure increases the frequency of schedule reset attempts. Furthermore, incrementing the node's stickiness after a successful reduction of the schedule allows for a faster convergence towards a collision-free schedule, especially when performing under heavy channel errors.
H. Backwards Compatibility and Coexistence
CSMA/ECA Hys+FS springs from a modification to CSMA/CA's backoff mechanism. It keeps the range of values CSMA/CA nodes use to draw a random backoff (i.e., use the same CW min and CW max ), allowing CSMA/ECA Hys+FS contenders to coexist with CSMA/CA nodes in the same network. Further, the selection of CSMA/ECA Hys+FS 's deterministic backoff, B d , is the expected value for the current backoff stage k (B d := E[0, CW (k) − 1] ) [13] , which ensures fairness among contenders. An overview of the attained throughput for different proportions of CSMA/ECA Hys+FS and CSMA/CA nodes is presented in Section V-C.
IV. SIMULATION SCENARIO
This section provides the simulation parameters for testing CSMA/ECA Hys+FS under two different traffic conditions, namely saturated and non-saturated. We also provide details on how channel errors are modelled and what are its effects over the transmissions. Further, the simulation of the clock drift effect, Schedule Reset parameters, and the coexistence with CSMA/CA are also subjects to be addressed in this section.
1) Scenario details: results are obtained by executing a simulator developed from scratch using the COST simulation libraries [17] , available at [30] . PHY and MAC parameters are detailed in Table I . Some assumptions were made in order to test the performance at the MAC layer:
• Unspecified parameters follow the IEEE 802.11n (2.4 GHz) amendment. • All nodes are in communication range. • No Request-to-Send (RTS) or Clear-to-Send (CTS) messages are used. • Collisions take as much channel time as successful transmissions. The aforementioned assumptions ensure that the simulation results are just effects of the MAC behaviour. If not mentioned otherwise, results are derived from 20 simulations of 100 seconds in length, each one with a different seed. Figures also show the standard deviation. 2) Saturated and Non-saturated stations: a saturated station always has packets in its MAC queue. This is modelled by setting the packet arrival rate to the MAC queue (Δ PAR ) to a value greater than the achievable throughput. To ensure saturation, stations are set to fill their MAC queue at Δ PAR = 65 Mbps, which is purposefully greater than the effective capacity of the channel.
To evaluate the performance under non-saturated conditions, stations need to be able to empty their MAC queues. To do so, the packet arrival rate to the MAC queue is set to Δ PAR = 1 Mbps. These values of Δ PAR have proven to produce the desired effects. 3) Performance under clock drift: clock drift is simulated by setting a drift probability, p cd . Each station has a probability of p cd /2 of miscounting one slot more, and p cd /2 of miscounting one slot less. This approach follows the one proposed by Gong et. al in [27] . 4) Channel errors: channel errors are modelled by assigning a probability of a packet being corrupted by the channel, p e > 0. That is, in a single packet transmission there is probability p e that the transmission will not be acknowledged. If the transmission is an A-MPDU (like in the case of CSMA/ECA Hys+FS ), p e will affect each MPDU individually and independently. Therefore, an A-MPDU transmission will be considered a complete failure only if all frames in the aggregation are affected by the channel error probability.
All results are shown with stickiness equal to one (see Section III-E). That is, after a collision, CSMA/ECA Hys+FS nodes will use a random backoff. Nevertheless, in Section V-D curves described as dyn-Stick correspond to contenders using an aggressive configuration of Schedule Reset with dynamic stickiness, temporarily increasing the stickiness value to two after a successful reduction of the schedule 3 . This increase is done in order to converge faster to collision-free schedules when operating with channel errors. 5) Coexistence with CSMA/CA: to test the performance of CSMA/CA and CSMA/ECA Hys+FS stations in the same network, simulations are set with a CSMA/CA node density of 1/4, 1/2 and 3/4 of the total. 6) Applying Schedule Reset: a set of results under saturated conditions and channel errors applying Schedule Reset (see Section III-G) are provided. Some of the results are generated with a γ = 1, or aggressive Schedule Reset (indicated as aggr. in the figures). These settings provide the highest throughput under the tested conditions, and also in the real hardware implementations such as the one shown in Section VII included as complementary text.
V. RESULTS

A. Saturated Nodes
In CSMA/CA, a large number of saturated nodes will normally be related to a high collision probability. This effect is in part the result of resetting the backoff stage after a successful transmission and the generation of a new random backoff. However, this scenario provides an advantageous condition to CSMA/ECA Hys+FS nodes. In saturation, CSMA/ECA Hys+FS nodes build a collision-free schedule and stick to their deterministic backoff as long as they transmit successfully, effectively eliminating collisions.
This section aims at overviewing the throughput of CSMA/CA and CSMA/ECA Hys+FS in saturation, as well as the collision probability, the average time between successful transmissions and the effect of clock drift over the throughput. 1) Throughput: CSMA/ECA Hys+FS nodes are able to build a collision-free schedule, use the channel more efficiently, and experience a throughput increase as seen in Figure 7a . Hysteresis allows the allocation of more contenders by increasing the length of the collision-free schedule, while Fair Share ensures an even distribution of the available throughput. This is reflected by the average backoff stage, which value increases with the number of contenders. In contrast, CSMA/CA throughput keeps decreasing due to an augmented number of collisions as the number of nodes increases (see Figure 7c ). Further, Figure 7b shows the fraction of collision slots for CSMA/ECA Hys+FS and CSMA/CA as simulation time passes. In the figure, the fraction of collision slots keeps decreasing once CSMA/ECA Hys+FS reaches collisionfree operation.
2) Effect of Clock Drift Over the Achieved Throughput in Saturation: Figure 7e shows the network aggregate throughput with 16 saturated stations and an increasing clock drift probability. In Figure 7e , a station has a clock drift probability equal to p cd . Each station has a probability of p cd /2 of miscounting one slot more, and p cd /2 of miscounting one slot less. Because CSMA/CA is based on a random backoff, miscounting slots has no significant effect on the throughput. For the CSMA/ECA curve, it is possible to appreciate a slight decrease of the throughput as p cd increases, caused by collisions due to the drift.
The CSMA/ECA Hys+FS curve in Figure 7e shows an increase of the aggregate throughput as p cd grows. Collisions make CSMA/ECA Hys+FS contenders to increment their backoff stage and aggregate packets for transmissions according to Fair Share, effectively increasing the throughput.
As it also can be observed in the figure, the average backoff stage for CSMA/ECA Hys+FS contenders increases rapidly to its maximum value (m = 5), reducing the effect of clock drift over CSMA/ECA Hys+FS nodes given that their transmissions would now be separated by more slots.
3) Time Between Successful Transmissions: It is related to the elapsed time between the contention for transmission and the reception of an ACK.
In Figure 7d , all tests with maximum aggregation, namely CSMA/CA MaxAg and CSMA/ECA Hys+MaxAg , have an increased average time between successful transmissions. This is due to the multiple packets that are sent in each attempt. CSMA/CA MaxAg , though, has an increased value due to collisions also taking longer channel time.
Although CSMA/ECA Hys+FS periods between successful transmissions are large due to Fair Share, it has a lower metric when compared with the maximum aggregation curves in Figure 7d .
B. Non-Saturated Nodes
Emptying the MAC queue in CSMA/ECA Hys+FS means that nodes will reset their backoff stage to zero and use a random backoff when a new packet arrives at the queue, breaking any collision-free operation in CSMA/ECA Hys+FS . The following shows the impact over throughput, delay and time between successful transmissions when using CSMA/CA and CSMA/ECA Hys+FS in non-saturated conditions. 1) Throughput: In Figure 8a , the aggregate throughput increases linearly for the CSMA/CA curve until saturation is reached at around 22 nodes, where the throughput begins to degrade. The CSMA/ECA Hys+FS curve has a similar behaviour, entering saturation at around 60 nodes. Further, at around 30 nodes we see an increase in the average backoff stage for CSMA/ECA Hys+FS contenders which suggests an increment in collisions. This effect is shown in Figure 8b and Figure 8d , where at around 35 nodes CSMA/ECA Hys+FS contenders start colliding and dropping packets.
As indicated by Figure 8b, when 20 < N ≤ 35 CSMA/ECA Hys+FS nodes suffer from an increasing number of collisions. This is due to nodes emptying their MAC queue quicker due to Fair Share, as shown in Figure 8f and This increase in collisions may also cause the dropping of packets due to reaching the maximum retransmission limit. As CSMA/ECA Hys+FS drops more packets after reaching such limit (see Line 20 in Algorithm 3), it shows a higher fraction of dropped packets in Figure 8d . Beyond 35 contenders, the MAC queue of CSMA/ECA Hys+FS nodes starts to fill up, gradually allowing longer periods of collision-free operation due to CSMA/ECA Hys+FS nodes getting saturated. This allows CSMA/ECA Hys+FS to outperform CSMA/CA.
2) Delay: This metric refers to the elapsed time between the injection of a packet into the station's MAC queue and the reception of an ACK for such packet.
In Figure 8e , a rapid increase in the delay for CSMA/CA nodes is observed at the saturation point (around 20 contenders), whereas CSMA/ECA Hys+FS 's delay is still low. Further, with CSMA/ECA Hys+FS the percentage of blocked packets from the MAC queue is lower than CSMA/CA or CSMA/CA MaxAg (see Figure 9 ). This is due to the construction of collision-free schedules which ensure that large A-MPDU transmissions do not suffer from collisions.
As CSMA/ECA Hys+FS nodes get saturated, the delay increases due to longer queueing and contention time (see the number of packets in the MAC queue for CSMA/ECA Hys+FS nodes in Figure 8f and how it is related to the increase in delay shown in Figure 8e ). Figure 8c shows the average time between successful transmissions. It is possible to see from the figure that when CSMA/ECA Hys+FS approaches the saturation point the average time between successful transmissions increases, resembling Figure 7d .
C. Coexistence With CSMA/CA
CSMA/ECA is thought to be an evolution of CSMA/CA given its similarities and the ability to coexist with the latter. This section provides simulations results for different CSMA/CA node density, that is: 1/4, 1/2 and 3/4 of the total nodes run CSMA/CA, while the rest uses CSMA/ECA Hys+FS . This network configuration will be referred to as mixed network setup from here on. Figure 10a shows the network throughput for this setup.
In the figure the mixed network setup curves lay between the CSMA/CA and CSMA/ECA Hys+FS curves. As the proportion of CSMA/CA nodes decreases, the throughput increases as the result of a lower probability of collision, as can be seen in Figure 10b . A similar behaviour is observed when testing the same proportion of nodes under non-saturated conditions. Figure 10c and Figure 10d show the average aggregate throughput and fraction of collisions slots in a non-saturated mixed network setup.
As shown in Figure 10a and Figure 10c , at a lower proportion of CSMA/CA nodes (1/4) the average aggregate throughput is the greatest among the tested mixed network setups. This is because collisions trigger Hysteresis and Fair Share in CSMA/ECA Hys+FS nodes, lowering the number of times these nodes enter in a contention and reducing the overall collision probability when compared to an only CSMA/CA network (see Figure 10b , Figure 10d and Figure 10e ). As the proportion of CSMA/CA nodes increases, the network throughput approximates to CSMA/CA. Figure 10e shows the average throughput for CSMA/CA and CSMA/ECA Hys+FS stations in a saturated mixed setup (half the contenders using CSMA/CA). It is possible to see that for a low total number contenders (N * ≤ 12) CSMA/CA stations attain greater throughput than in a CSMA/CA-only network. Again, this is because in the mixed network setup the other N * /2 contenders with CSMA/ECA Hys+FS use a deterministic backoff, leaving many empty slots between transmissions.
Still referring to Figure 10e , for N * > 12 periods of collision-free operation and the aggregation performed with Fair Share allows CSMA/ECA Hys+FS to allocate the channel for longer periods than CSMA/CA nodes, which throughput degrades even more than in CSMA/CA-only. These results suggest that a switch to CSMA/ECA Hys+FS can be beneficial for networks with high number of contenders. Figure 11a shows the average aggregate throughput of a saturated network with a channel error probability, p e = 0.1 (see Section 4). We can see that the highest throughput, corresponding to CSMA/ECA Hys+FS is lower than the one Fig. 11 .
D. Channel Errors and Schedule Reset
Performance results with Schedule Reset. Curves called "aggr" refer to values of γ = 1, while "halv" refers to a schedule halving (see Section III-G2 and Algorithm 4). dynStick refers to curvers where the node's stickiness is temporarily increased to two after a successful reduction of the schedule: a) Average throughput for a saturated network; b) Average throughput for a non-saturated network; c) Time between successful transmissions for a saturated network; d) Time between successful transmissions for a non-saturated network. observed in a perfect channel (Figure 7a ). Furthermore, curves with Schedule Reset (SR) seem to have lower aggregate throughput. This is because the backoff stage, and therefore the level of aggregation done by Fair Share, is repeatedly reduced.
Still assessing Figure 11a and focusing on the SR curves, we can see that both aggressive schedule halving with dynamic stickiness (SR aggr. halv. dynStick) curves (with and without Fair Share) have higher aggregate throughput than the rest (see Algorithm 4 and Section III-G2). This Schedule Reset configuration reduces the time between successful transmissions and maintains collision-free operation for longer periods of time thanks to the increase in the node's stickiness. Figure 11c shows the average time between successful transmissions for the same network setup. Even-though CSMA/ECA Hys+FS still has a higher metric than CSMA/CA due to the aggregation done by Fair Share, Schedule Reset is able of reducing this metric by almost 43%. Figure 11b and Figure 11d show the aggregate throughput and time between successful transmissions, respectively for a non-saturated network with the same p e = 0.1. Since under non-saturated conditions CSMA/ECA Hys+FS nodes reset their schedule every time they empty their MAC queues, Schedule Reset's benefits are not relevant. Nevertheless, a reduction in the time between successful transmissions is observed for Schedule Reset curves in Figure 11d .
VI. CONCLUSIONS CSMA/ECA Hys+FS is able to construct a collisionfree schedule with many contenders. Taking advantage of this condition, the cumulative throughput experienced by CSMA/ECA Hys+FS nodes goes beyond the achievable by CSMA/CA for any number of nodes. All of these while preserving throughput fairness. Further, as non-saturated CSMA/ECA Hys+FS networks get crowded the cumulative throughput keeps increasing up to the saturation point, contrary to the throughput degradation seen in CSMA/CA networks.
As CSMA/ECA Hys+FS is thought to be the next MAC for WLANs, coexistence with CSMA/CA nodes is paramount. Results show that coexistence is not an issue for any proportion of CSMA/ECA Hys+FS /CSMA/CA users. Moreover, when the network is composed with a majority of CSMA/ECA Hys+FS nodes, the cumulative throughput increases from CSMA/CA's.
To top it all, the real hardware implementation of CSMA/ECA Hys clearly outperforms CSMA/CA. In itself, the prototype represents a strong indicator that the proposed enhanced collision avoidance could be considered as a viable replacement or evolution of the current MAC for WiFi.
